


FIG. 1



00943512-122600

FIG. 2





FIG. 3



DocId: 21584260

FIG. 4





FIG. 5



09748512-122600

FIG. 6





FIG. 7



09748512 122600

[illegible]

FIG. 9

The diagram illustrates the internal architecture of a digital signal processor. On the left, three input signals are shown: **HWinst** (8-bit), **HWStrobe**, and **HWError**. These inputs feed into a **Decoder 126**. The output of the decoder is a 124-bit signal that goes to an **Inst Reg 128**. A **Clock Control** block (136) receives a **clk** input and provides a clock signal to the decoder and the instruction register. The output of the instruction register (130) is a 134-bit signal that goes to the **Operator Kernel 145**. The operator kernel also receives a **117**-bit signal from the decoder. The operator kernel has four ports: **D port**, **C port**, **Yw port**, and **Flag**. The **D port** and **C port** are connected to two 16-bit D/C buses (153 and 155). The **Yw port** is connected to a 40-bit bus (161). The **Flag** output is connected to a 165-bit bus (165). The output of the operator kernel is a 161-bit signal that goes to the **ACyw** output. The output of the 40-bit bus (161) is connected to the **ACyz** output.

FIG. 10





FIG. 11



009221" 21584260

FIG. 12





FIG. 13

009227" 2T5B4250




FIG. 15




FIG. 14




FIG. 16





Fig. 18



009221" 2T594/50




Fig. 19

009227" 2758460

Fig. 20





Fig. 21






Fig. 22




Fig. 24

009221 2T58460




Fig. 23a




Fig. 23b




Fig. 23c





FIG. 25



00922T " 21584/60